Introduction
Nanowire transistor, promising alternative for planar bulk MOSFETs, has been studied intensively to implement in ultra high-performance ULSI and SoC due to their strong immunity against SCE and high drivability. [1] [2] [3] Introduction of strain technology to nanowire yields additional mobility enhancement but with a limited and incomplete under-pinning by a validated science knowledge-base. Building the science knowledge of transporting mechanism of nanowire with influence of strain in formats that is consistent with technology growth is very significant for implementing nanowire in the next generation ULSI technology. We have studied electrical characterization of strained nanowire FETs (s-nwFETs) to demonstrate impact of i) wafer orientation dependence using (001) and (110) plane and ii) adequate channel directions for transconductance enhancement based on and to reveal the carrier transport mechanism in nwFETs.
Experiments
We used p-type SOI wafers, (001) and (110) planes as substrates. The fabrication process is described elsewhere. 
Results and Discussion
I-V measurement is carried out for electrical characterization of s-nwFETs, with the backgate voltage (V bg ) applied to the p substrate. Figure 2 shows I ds -V bg curves for both (001) and (110) planes. Subthreshold slopes for n-type and p-type <100> direction nwFETs are 3180mV/dec, 2860mV/dec on (001) plane, and 568mV/dec and 650mV/dec on (110) plane. Devices on (001) plane shows improved subthreshold slopes.
The conduction and valance band energy of s-nwFETs are evaluated by T-CAD tool, and the simulation results are shown in figure 3 for (a) (001) plane and (b) (110) plane. Device profiles are recreated from the cross-sectional TEM images as shown in fig.1 . V bg is set at 10V, and V d is set at 0.1V. Band vending is consistent among both devices even the nanowire cross-sectional profiles are different ( fig. 1 ). Electrical potentials are also calculated, and they are also consistent (not shown in this paper).
Transconductance (g m ), the slope of I ds -V bg curves in (001) plane at L g =2μm, for example, is improved by a factor of 2.2. This is due to the lighter effective mass of electron on (001) plane than (110) plane in <100> direction. 7 For p-type, on the contrary, g m * is enhanced in (110) plane compared to (001) plane. The average value of g m * for (110) at L g =2μm is enhanced by a factor of 1.8 compared to (001) plane. This is due the anisotropy of effective mass of holes. 8 Though g m * is normalized by L g , it has L g dependence. Fig. 5 clearly shows the dependence of g m * on L g . This enhancement may be due to less contribution of phonon scattering because the channel length is approaching to the average mean free path of phonon, which is 300nm at room temperature. 
Conclusions
Enhanced transconductance in s-nwFETs is demonstrated with adequate combination of channel direction and wafer plane. g m * for n-type s-nwFETs is enhanced by a factor of 2.2 with <100> direction channel on (001) plane, and that for p-type is enhanced by a factor of 1.8 with <100> direction channel on (110) plane. This is due to the lighter effective mass of carriers along the selected direction on the adequate wafer plane. 
